Increase in manufacturing test cost is of paramount issue to chip suppliers, which has been primarily due to costly external testers and long test-time. This paper proposes a loopback-based self-test technique to cost-effectively predict the dynamic nonlinearities of on-chip segmented digital-to-analogconverter (DAC) and analog-to-digital-converter (ADC), by externally looping a DAC back to an ADC, through an external load board employing two parallel paths: a programmable-gain-amplifier (PGA) path and a bypass path for test purpose. A segmented DAC (or ADC) consists of coarse and fine DACs (or ADCs). Two loopback tests are sequentially performed. For the first loopback test, a clean and single-tone sinusoidal signal is applied to a coarse DAC, and it bypasses a fine DAC for test purpose. The obtained DAC output is then fed to a coarse ADC through a bypass path on the load board. Simultaneously, the DAC output is applied to a fine ADC through a PGA path, so that the DAC output signal can fit into the input full-scale range of the fine ADC. For the second loopback test, a sinusoid is fed to a fine DAC, and it bypasses a coarse DAC in this time. Similarly, the DAC output is then applied to a fine and a coarse ADCs through two paths on the load board, at the same time. For postprocessing in on-chip processor, the correlation equations between the dynamic nonlinearities of sub-DACs/ADCs and the aforementioned loopback responses are simultaneously solved to predict the dynamic nonlinearity for each of a DAC and an ADC. Simulation and hardware measurements verified that the proposed technique can be practically used for production testing, by showing less than 0.28-dB and 0.55-dB of the prediction errors, respectively.
I. INTRODUCTION
A system-on-chip (SoC) has increasingly integrated more diverse analog functionalities to meet consumers' demand, such as sensors, analog-to-digital converters (ADC), digitalto-analog converters (DAC), radio-frequency (RF) circuits, power amplifiers, and passives. Accordingly, ever-increasing significance of analog and mixed-signal circuit testing has motivated the reduction of the cost of an automated-testequipment (ATE) and the test-time, which are the primary causes of high test-cost issue of conventional production testing [1] - [7] .
One of viable solutions for low-cost testing should be a self-test scheme [8] - [18] , where the test resources are
The associate editor coordinating the review of this manuscript and approving it for publication was Mahmoud Al Ahmad . migrated from an ATE (costing several million dollars [19] ) into an external load board for testing or into bare dies under test, wherever possible. Traditional loopback testing is considered as a promising self-test scheme using a test platform as shown in Fig. 1 [20] . This scheme does not require any change in an original design of a device-under-test (DUT), and simply needs an external loopback path. A test stimulus, which is generated from on-chip digital core, is applied to DUT A Channel, and it is looped back to DUT B Channel through an external loopback path. An on-chip digital core is then used to analyze the loopback responses, and to predict the performance combined from those two DUT channels as a single unit. If the two channels, however, mutually mask their own faults (e.g., cancellation between gain errors 1.0 and −1.0 dB from the two channels, respectively), then the predicted performance can be the misinterpreted results, which is called fault masking [21] . This results in serious product yield loss.
This paper proposes an efficient loopback-based self-test technique to cost-effectively predict dynamic nonlinearities of on-chip segmented DAC and ADC as two individual DUTs, based on an external loopback configuration with a load board employing two simple paths in parallel: a programmable-gain-amplifier (PGA) path and a bypass path, as design-for-test (DfT) circuitry. The aim of the proposed scheme is to resolve high test-cost issue of conventional harmonic production testing of segmented data converters by using the proposed loopback-based test platform without sacrificing test accuracy, and to resolve the fault-masking issue of conventional loopback testing by the proposed loopbackbased correlation models. The DUT considered for the proposed scheme is the segmented DAC/ADC, which consists of a coarse and a fine DACs/ADCs. A coarse DAC/ADC handles the most-significant-bits (MSBs), and a fine DAC/ADC handles the least-significant-bits (LSBs) of their input/output signal. Their outputs are then added together to be an overall output [20] . There are many attractive benefits of the segmented data converters, e.g., current-steering DAC, resistive DAC, subranging ADC, two-step ADC, folding ADC, and more. Each advantage provided by diverse architectures used for each sub-DAC/ADC allows to more easily meet the required specifications. In addition, the segmented DACs/ADCs provide low glitch and small number of components (capacitors, resistors, and more) i.e., small area, and thus they are commonly used in a SoC [22] - [24] .
The paper is organized as follows. Previous works are discussed in Section II. The proposed method is then explained in Section III. Simulation and hardware measurement results are presented in Section IV, and conclusions are discussed in Section V.
II. REVIEW OF PRIOR WORK
There have been attempts to provide self-test solutions suitable for different types of analog circuits.
For mixed-signal circuit testing, a mapping function of the DUT harmonics and the output errors between training set and the reference set is generated with their regression technique for the harmonic prediction in [13] . If the performance of training set used to derive the mapping function is highly correlated with that of the validation set, then the high prediction accuracy may be realized. For [14] , digital sinusoidal input signal is applied to both a DAC under test and a reference DAC at the same time, and then the both outputs are subtracted by a differential ADC with low resolution. The signal differences at zero-crossing, which are provided from the ADC, are used to compensate output signals from the DAC under test. The compensation process is performed in on-chip digital-signal-processing (DSP) core by conducting spectral calculation with the output signals and the sample size. For [3] , multiple channels of a DAC core and an ADC core are tested by making connection between them through analog adders, in order to identify the dynamic performances of ADC channels. There are issues of this scheme to be applied to different applications, e.g., a segmented DAC/ADC, such as an issue of even higher noise floor of a fine DAC/ADC, combination process between performances of coarse and fine DACs/ADCs, and more. Reference [15] attempted to enhance the accuracy of DUT behavioral model by generating and by compensating optimal stimuli based on a genetic algorithm.
In the self-test scheme for analog and RF circuits, a lowcost error-vector-magnitude (EVM) test technique has been proposed in [25] . Using multitone sinusoidal input, the envelope measured from a transmitter output facilitates the static performance prediction of individual transmitter and receiver, based on alternate testing. The noise amplification algorithm allows us to more accurately measure the noise powers, i.e., dynamic performance of transmitter and receiver. The EVM test results are obtained by combining the static and the dynamic performances which are obtained using a single input signal, while conventional EVM testing process is split into two separate tests: the static performance test and the dynamic performance test, resulting in longer test process. For [16] , the error transfer function of an RF phase-lock-loop is derived in on-chip digital circuitry. The stimulus generation and the response analysis are conducted by on-chip self-test logic including a phase-frequency detector.
For high-speed circuit testing, DfT circuits strobe timing and voltage threshold signals to be statistical data, in order to predict total jitter or bit-error-rate in [9] . The prediction accuracy can be enhanced with this on-chip self-test scheme. In [11] , an on-chip jitter test technique has been proposed to predict the sinusoidal jitter of high-speed serial link devices by simply measuring a single period of the output, and to predict the random jitter using modeling equations to require low computational complexity. The on-chip jitter test technique can predict more precise sinusoidal jitter in low-cost self-testing.
III. PROPOSED SCHEME A. QUALITATIVE ANALYSIS
The proposed test scheme provides an efficient loopback test solution for the segmented DAC and ADC embedded in a SoC. Fig. 2 shows the proposed loopback test configuration on a load board: the original design [20] of on-chip DUTs is shown in black, and the proposed DfT circuitry is highlighted in blue for better understanding. Nonlinear coarse/fine DAC and coarse/fine ADC channels are represented using their transfer functions: h cd , h fd , h ca , and h fa , respectively. In test mode, one of the sub-DAC channels, i.e., h cd or h fd , is externally connected to the DfT circuitry consisting of a PGA and two analog multiplexers (MUXes), so that each sub-DAC channel output signal can fit into the input full-scale range of each sub-ADC channel. Two outputs from the DfT circuitry are looped back to CA IN and FA IN which are additional input terminals of an ADC for test purpose. Those inputs are then connected to h ca and h fa through two input switches (in blue) present in an ADC, and then the outputs of h ca and h fa , i.e., y ca (t) and y fa (t), are connected to an on-chip digital core through additional output switches (in blue) for test purpose. Even though input signals of a DAC or output signals of an ADC are digital, we use t notation (e.g., y(t)) in the digital domain instead of using the conventional discrete time notation, n (e.g., y[nTs] where Ts is a sampling period) for simplicity, and also a smoothing filter, an antialiasing filter, and analog buffers for DAC and ADC channels are omitted. In addition, it is assumed that an identical sampling rate is used for both a DAC and an ADC, and that the sampling time of a DAC is synchronized with that of an ADC, as in conventional loopback testing.
The proposed test mode in Fig. 2 can be clarified as shown in Fig. 3 . Two loopback tests, which are the coarse loopback test and the fine loopback test, are sequentially performed in test mode.
For the coarse loopback test, the DfT circuitry in Fig. 2 is reconfigured by setting L = 0 to set the gain G on a value less than unity for scaling down the coarse DAC output, and to select the input 0 of all the two MUXes. This results in the coarse loopback test configuration shown in Fig. 3(a) . An on-chip digital processor generates a single-tone sinusoidal stimulus, x d1 (t) = cos(ω 0 t), which is represented only in the MSBs of an overall DAC input (i.e., all zeros in the LSBs) for test purpose. Accordingly, x d1 (t) is applied to a coarse DAC, h cd only, and a fine DAC, h fd does not participate in this loopback test. y cd (t) then exhibits the dynamic nonlinearity introduced by h cd , which can be modeled using a symmetric Taylor expansion [26] as where µ i indicates the i-th order harmonic coefficient of the coarse DAC. In this paper we consider harmonic distortion up to the third order for better understanding. However, our method itself is not limited to the third order, and it is straightforward to extend to higher orders. The complexity in the derivation process for higher order models may increase. The DAC output, y cd (t) is then fed to the DfT circuitry, where there are two parallel signal paths: a PGA path and a bypass path. The bypass path output simply becomes y cd (t) from the DAC output. On the other hand, the PGA path output, G · y cd (t) (G < 1) is determined by applying the DAC output to the PGA path. Accordingly, the DfT circuitry outputs, y cd (t) and G · y cd (t) can fit into the full-scale (or −1 dBFS) input ranges of a coarse ADC and a fine ADC respectively, for precise performance evaluation. Finally, y ca1 (t) and y fa1 (t) are simultaneously obtained as shown in (2), by applying y cd (t) and G · y cd (t) to h ca and h fa for each.
where ρ i and η i represent the i-th order harmonic coefficients of a coarse ADC and a fine ADC, respectively. y ca1 (t) in (2) exhibits the correlation between ρ i of h ca and µ i of h cd . Y ca1 (ω), which is the spectral representation of y ca1 (t), includes the mathematical expressions of the three harmonic coefficients which are correlated with ρ i and µ i . Then, those coefficients' expressions are identical to the harmonic magnitudes experimentally measured from a coarse ADC output, i.e., |Y ca1 (ω 0 )|, |Y ca1 (2ω 0 )|, and |Y ca1 (3ω 0 )|. From those relations, the three correlation equations are obtained. Similarly, y fa1 (t) in (2) represents the correlation between η i of h fa and µ i . Y fa1 (ω), i.e., the spectral expression of y fa1 (t), shows the mathematical expressions of the three harmonic coefficients correlated with η i and µ i , which can be quantified as the harmonic magnitudes, i.e., |Y fa1 (iω 0 )| experimentally measured from a fine ADC output. Another set of three correlation equations can be then obtained from the above relations. This is how the coarse loopback test is completed by deriving total six correlation equations.
For the fine loopback test, the DfT circuitry in Fig. 2 is reconfigured by setting L = 1 to set the gain G on a value greater than unity for scaling up, and to select the input 1 of all the two MUXes. This realizes the fine loopback test configuration shown in Fig. 3(b) . A digital core produces a sinusoid, x d2 (t), which is expressed only in the LSBs of an overall DAC input (i.e., all zeros in the MSBs) for test purpose. x d2 (t) is then applied to a fine DAC, h fd only. y fd (t), thus, exhibits the dynamic nonlinearity introduced by h fd as
where ε i is the i-th order harmonic coefficient of the fine DAC. y fd (t) is then applied to the DfT circuitry. The bypass path output simply becomes y fd (t) from the DAC output. The PGA path output, G·y fd (t) (G > 1) is determined by applying the DAC output to the PGA path. Thus, the DfT circuitry outputs, y fd (t) and G · y fd (t) can fit into the full-scale (or −1 dBFS) input ranges of a coarse ADC and a fine ADC, respectively. y ca2 (t) and y fa2 (t) are simultaneously measured as shown in (4), by applying G · y fd (t) and y fd (t) to h ca and h fa for each. (4) shows the correlation between ρ i of h ca and ε i of h fd . Y ca2 (ω), i.e., the spectral expression of y ca2 (t), represents the mathematical representation of the harmonic coefficients consisting of ρ i and ε i , that are equal to the harmonic magnitudes, i.e., |Y ca2 (iω 0 )| measured from a coarse ADC output. From the above, three correlation equations are obtained as well. In addition, y fa2 (t) represents the correlation between η i and ε i . Y fa2 (ω), i.e., the spectral representation of y fa2 (t), shows the mathematical expressions of the harmonic coefficients correlated with η i and ε i , which are identical to the harmonic magnitudes, i.e., |Y fa2 (iω 0 )| measured from a fine ADC output. Three correlation equations are obtained from the above. The fine loopback test can be done in this way, to obtain total six correlation equations. Finally, in postprocessing, the twelve harmonic coefficients (i.e., µ 1−3 , ε 1−3 , ρ 1−3 , and η 1−3 ) from a DAC and an ADC can thus be identified by solving the total twelve simultaneous correlation equations obtained from the above. Therefore, in production testing, once the spectral loopback responses are experimentally measured, and they are plugged into the solutions from the simultaneous correlation equations, individual harmonic coefficients of the coarse/fine DACs/ADCs are readily predicted, thereby obtaining the harmonic coefficients of an overall DAC/ADC using the sub-DAC/ADC output combination calculation, which is discussed in Section IV in detail.
The resolution relations between a sub-DAC and a sub-ADC on both the two loopback tests inherently follow those of conventional loopback testing; more accurate test results would be obtained, if the resolution of a DAC is two bits higher than that of an ADC. Accordingly, the prediction accuracy for an ADC might be lower than that of a DAC, as shown in Table 2 of Section IV-B.
The results of the proposed work are not only in good agreement with those obtained from conventional ATE (costing several million dollars [19] ), but are obtained at a fraction of the cost, as shown in Section IV. Thus the proposed test scheme is cost-effective. In addition, there are several more benefits of the proposed scheme, which are obtained by placing DfT circuitry onto an external load board.
• The performance of the DfT circuitry may affect the test results of DUTs. For instance, gain, harmonic distortions, and offset of a PGA may cause errors on the proposed correlation models, e.g., change of a DAC's loading condition. In order to address this issue, those performances of DfT circuitry are readily and precisely identified on an external load board by an external equipment only once, prior to the production testing, so that their performance can be addressed in the proposed correlation equations (this process is omitted in this paper for simplicity). As far as the DfT circuitry performance is concerned, all DUTs tested using particular load board are equally impacted. The formulation of the performance requirements of the DfT circuits would be our future work.
• A PGA and analog MUXes as DfT circuitry are existing devices commonly used for device-interface-board (DIB) on the conventional test floor. Thus, the proposed DfT circuitry does not require the design effort, resulting in further test-cost saving.
• Most DfT circuits inherently have wide input frequency bandwidth, so that those circuits can be reused for different DUTs tested using stimulus with different frequencies.
B. QUANTITATIVE ANALYSIS
The dynamic nonlinearities of DUTs are quantified based on the proposed scheme discussed earlier.
1) COARSE LOOPBACK TEST
As shown in Fig. 4(a) , a test stimulus x d1 (t) = cos(ω 0 t) is applied to h cd to produce y cd (t) and its spectral representation Y cd (ω) as
where µ 1 = µ 1 +3µ 3 /4, µ 2 = µ 2 /2, and µ 3 = µ 3 /4. y ca1 (t) and its spectral representation Y ca1 (ω) are then obtained by applying y cd (t) to h ca of an ADC as (ω) in (6) is obtained. Using those, ρ i in (6) can be identified as
As shown in (6) , ρ i represents the harmonic coefficients |Y ca1 (iω 0 )| experimentally measured from the output of h ca . Simultaneously, y cd (t) is applied to an amplifier G(ω) to be scaled down to |G(ω)|y cd (t) whose magnitude fits into the full-scale input range of h fa . For simplicity, it is assumed that the gain is a constant value α 1 in the passband, and its phase is ignorable as follows:
The phase shift near the end of the passband may cause lower test accuracy. To avoid it, the load board characterization discussed in Section III-A is required. y fa1 (t) or Y fa1 (ω) is then obtained by applying α 1 y cd (t) to h fa as
As in (6), η i in (9) can be obtained using Y * (i−1) cd (ω) as
where η i also indicates the harmonic coefficients |Y fa1 (iω 0 )| experimentally measured from the output of h fa .
2) FINE LOOPBACK TEST
Another test stimulus x d2 (t) = κ cos(ω 0 t) is fed to h fd to obtain y fd (t) or Y fd (ω), as shown in Fig. 4(b) and (11), where κ is a constant value less than unity, so that x d2 (t) can be expressed only in the LSBs of the DAC input for h fa .
where ε 1 = ε 1 κ + 3ε 3 κ 3 /4, ε 2 = ε 2 κ 2 /2, and ε 3 = ε 3 κ 3 /4. y fd (t) is then applied to G(ω) to be scaled up to |G(ω)|y fd (t) whose magnitude fits into the full-scale input range of h ca in this time. As in (8), the gain is assumed to be a constant value α 2 in the passband as
Then, y ca2 (t) or Y ca2 (ω) is measured by applying α 2 y fd (t) to h ca as
Similarly, Y fd.f (ω) represents the spectral fundamental term, and Y fd.h (ω) indicates a sum of the second and the third harmonics from Y fd (ω). Y * 2 fd (ω) can be derived in the same way, and finally Y * (i−1) fd (ω) in (13) is identified. Based on those,ρ i in (13) can be derived aŝ (14) whereρ i indicates the harmonic coefficients |Y ca2 (iω 0 )| experimentally measured from the output of h ca . At the same time, y fd (t) is applied to h fa to measure y fa2 (t) or Y fa2 (ω) as
Using Y * (i−1) fd (ω) in (13) ,η i in (15) can be derived aŝ (16) whereη i also represents the harmonic coefficients |Y fa2 (iω 0 )| experimentally measured from the output of h fa . Finally, total twelve correlation equations are derived as shown in (7), (10) , (14) , and (16) . Thus, if the twelve loopback responses (ρ i , η i ,ρ i , andη i ) are experimentally measured from two loopback measurements, and those are plugged into the correlation equations, then the harmonic coefficients (µ i , ε i , ρ i , and η i ) of the coarse DAC/ADC and the fine DAC/ADC are readily identified. Those obtained harmonic coefficients are then applied to the transfer functions, (17) for each of the coarse and fine DACs/ADCs, which are derived using a symmetric Taylor expansion, as in (5) .
where x(t) is an input signal. h sub represents h cd , h fd , h ca , and h fa , and also i indicates µ i , ε i , ρ i , and η i , respectively. Fig. 5 shows the conventional segmented DAC and ADC models, as discussed for Fig. 2 . Each corresponding transfer function, (17) is applied to h cd , h fd , h ca , and h fa in the models of Fig. 5 .
x(t) = cos(ω 0 t) is then applied to a DAC (or an ADC) model, and y d (t) (or y a (t)) is obtained using the conventional combination process of the outputs of a coarse DAC (or ADC) and a fine DAC (or ADC), as in conventional segmented architecture. Finally, the total-harmonic-distortion (THD) for each of a DAC and an ADC is identified from the spectral calculation from y d (t) and y a (t). In addition, nonlinearities caused by the interstage errors such as interstage gain and offset errors can be addressed in y d (t) (or y a (t)) by conducting the combination process of the outputs from the sub-DACs (or sub-ADCs).
IV. EXPERIMENTAL RESULTS
To validate the performance of the proposed scheme, both simulation and hardware measurements were performed based on the proposed technique.
A. SIMULATION RESULTS
A 14-bit DAC with 7-bit coarse and fine DACs, and a 10-bit ADC with 5-bit coarse and fine ADCs were connected through the two parallel paths for the proposed test configuration shown in Fig. 3 . The models for the sub-DACs/ADCs discussed in Section III-B were used for the simulation results, by extending the order of harmonics from the 3rd-order to the 10th-order [27] for practical conditions of production testing. Monte Carlo simulation was conducted to determine the combination of harmonics for a set of 100 DAC and ADC ensembles which were modeled using Matlab with Simulink. The coarse loopback test was performed based on the coherent sampling. A 10.04-MHz single-tone sinusoidal stimulus traveled through a coarse DAC, the two parallel paths, and, finally, through an ADC, which were sampling at 40-MSPS. The coarse loopback responses with 2 10 samples were then measured from each output of a coarse ADC and a fine ADC at the same time. The harmonics in the measured spectral loopback responses were put into η i and ρ i of (7) and (10) . For the fine loopback test, similarly, a 10.04-MHz stimulus was moved from a fine DAC, through the two parallel paths, to an ADC running at 40-MSPS. In the same way, 2 10 samples were measured from each of the coarse and fine ADCs, and the captured harmonics were applied toρ i and η i in (14) and (16) , respectively. Finally, all the simultaneous correlation equations were solved to identify all the harmonic coefficients, i.e., µ i , ε i , ρ i , and η i . Each harmonic coefficient of µ i , ε i , ρ i , and η i up to the 10-th order [27] was used to calculate the THDs of a DAC and an ADC using the process discussed in Section III-B.
In addtion, conventional DSP-based harmonic testing [20] was performed to obtain the THD reference results of the identical DUT ensembles, using total 10 harmonics from each DUT's responses. The THD results predicted by this work were then compared to the THD reference results, as shown in Fig. 6 . Those results were summarized in Table 1 . The mean and the standard deviation for the THD errors were less than 0.28-dB and 0.23-dB for a DAC and an ADC, respectively. 
B. HARDWARE MEASUREMENT RESULTS
To realistically validate the performance of the proposed technique, the proposed scheme was conducted in the hardware measurements using commercial data converters and PGA: a 14-bit segmented-current-source DACs (Analog Devices AD9754) with 7-bit coarse and fine DACs, a 10-bit two-step ADCs (Texas Instruments ADC10D040) with 5-bit coarse and fine ADCs, and a PGA (Analog Devices HMC960LP4E) with a 100-MHz bandwidth. As discussed in Section III-A, the external load board was characterized to accurately measure gain, harmonics, and offset of a PGA, and more, so that the measured data can be applied to the proposed correlation models. The proposed loopback connection was then made by connecting a DAC, a loadboard with a PGA, and an ADC, as shown in Fig. 7 . The output of an ADC was then connected to the workstation through a buffer embedded in an ATE, in order to perform postprocessing of this work. Two loopback tests were conducted based on the coherent sampling setup used to obtain the simulation results. The DUTs were sampling at 40-MSPS clock rate provided by a signal synthesizer HP8644B.
For coarse loopback testing, a 10.04-MHz single-tone sinusoidal stimulus was digitally generated to stimulate the only MSBs input of a coarse DAC, where the stimulus was set on −1dBFS of a DAC, in order to avoid clipping of their output signal, as in conventional production testing. Only because two input terminals, CA IN and FA IN shown in Fig. 2 are not available in a commercial ADC used for the experiments, two sequential measurements were carefully made to conduct equivalent process to that of coarse loopback testing. For the first measurement, a bypass path on the load board in Fig. 7 was connected by soldering, to obtain y ca1 (t) of Fig. 4 . 2 10 samples were then captured from the ADC output, and those signals were obtained by the sampling process of both the coarse and the fine ADCs. Those captured signals were simply converted to the signals (i.e., y ca1 (t)), produced by the only coarse ADC, by padding all the LSB digits of the signals (i.e., the output from the fine ADC) with zeros in postprocessing. For the second measurement, a PGA path in Fig. 7 was closed by soldering, to obtain y fa1 (t) of Fig. 4 , where a PGA gain was set on about −38-dB to fit the output magnitude of the coarse DAC to −1dBFS of a fine ADC to avoid clipping of its output. Then, another set of 2 10 samples was measured from the fine ADC output, that is the LSBs of an ADC output. For the measurement accuracy, the MSBs (i.e., the output of the coarse ADC) were so carefully confirmed to be zeros to perform equivalent process to that of fine loopback testing.
Fine loopback testing was similarly performed. A 10.04-MHz stimulus with −1dBFS was digitally generated to stimulate the only LSBs input of a coarse DAC. Because of the same reason discussed for coarse loopback testing, two different measurements were sequentially conducted. For the first measurement, a bypass path was connected, and then 2 10 samples were obtained from the fine ADC output, observing no clipping at its output and no signal on the MSBs. For the second measurement, a PGA path was closed, where a PGA gain was about 38-dB to fit the output magnitude of the fine DAC to −1dBFS of the coarse ADC. Another set of 2 10 samples was captured from the coarse ADC output.
The measured spectral loopback responses were then plugged into η i , ρ i ,η i , andρ i in the simultaneous correlation equations of (7), (10), (14) , and (16) to be solved to find the harmonic coefficients, i.e., µ i , ε i , ρ i , and η i . As in the simulation, each harmonic coefficient of µ i , ε i , ρ i , and η i up to the 10-th order was used to calculate the THDs of a DAC and an ADC in the process discussed in Section III-B. In addition, conventional DSP-based harmonic testing with the identical DUTs was conducted using a conventional ATE Teradyne Catalyst to obtain the THD reference results using total 10 harmonics.
The THD prediction results of the proposed scheme were compared with the THD reference results, as shown in Fig. 8 . 35 DACs and ADCs were used as a DUT. For noise injection, a set of noisy reference-voltages programmed by an ATE was applied to the reference-voltage inputs of 10 DACs/ADCs among all the DUTs, which were assumed to be units with higher noise floor than others. The identical set of noisy reference-voltage was applied to both of the proposed loopback test and the conventional DSP-based harmonic test. The test results of all the DUTs including the units with the noise injection were quite similar, as summarized in Table 2 . Both of mean and standard deviation of the THD prediction errors based on this work were less than 0.53-dB. The individual DAC and ADC test results were accurately predicted by overcoming the fault-masking problem. For the sample size, 2 10 samples, which are larger than the full-scale sample size of 2 7 for a 7-bit sub-DAC (or 2 5 for a 5-bit sub-ADC), were collected for the experiments to achieve the fast-Fouriertransform (FFT) process gain [28] (i.e., about 9-dB for a sub-DAC and 15-dB for a sub-ADC), thereby sufficiently decreasing the noise floor to have the harmonics (for a fine DAC/ADC in particular) visible on the measured spectral loobpack responses of the DUTs with and without the noise injection, i.e., the DUTs with lower and higher noise floors. On a practical test floor, a set of 2 10 samples can be captured from each of y ca1 (t) and y fa1 (t) at the same time, and then another set of 2 10 samples is simultaneously captured from each of y ca2 (t) and y fa2 (t). This work, thus, requires the measurement time to take the total 2 11 samples for both the entire test process, while conventional DSP-based harmonic testing needs the test time to collect 2 14 samples for a DAC and 2 10 samples for an ADC.
Those results were also compared with those of prior lowcost test techniques in Table 2 as well. Their prediction errors of [13] may be enhanced by analytically choosing a reference set which exhibits highly correlated with a validation set. In addition, if more performance-related factors including the zero-crossing are considered in [14] to derive the correlation with DUT errors, then the error rates may be decreased, because the zero-crossing behavior can be sensitive to diverse causes such as noises, and more.
C. EFFECTS OF NONIDEALITY
The nonideality effects can be discussed by conducting experiments in practical situations. In this section, the prediction performance of the proposed scheme is evaluated by discussing the gain instability of a PGA and the repeatability performance.
1) GAIN INSTABILITY OF PGA
It is discussed how the prediction accuracy of the proposed scheme is affected by the variation of a gain set on a PGA employed on the proposed load board. As discussed in Section III-A, a PGA is used to fit the DAC output to the fullscale input range of a coarse ADC or a fine ADC for the two loopback tests. In the simulation, the variation of a PGA gain was modeled using a Gaussian distribution function with the standard deviation σ , and then the proposed loopback test was conducted by incorporating σ into the test setup discussed in Section IV-A. σ was sequentially set from 0.1 to 0.5-dB, one at a time for each test based on the proposed scheme, as shown in Fig. 9 . As σ increased, the prediction accuracy gradually diminished, because those gain variations caused gain differences between α 1 and α 2 used in the proposed correlation equations.
2) REPEATABILITY PERFORMANCE
The prediction repeatability represents a crucial reliability performance of a test technique to be used for production testing. The proposed loopback test was iterated for 33 times in the hardware measurements, using the test setup discussed in Section IV-B. The repeatability results are shown in Fig. 10 and Table 3 . The standard deviations for DAC and ADC testing were 0.35 and 0.20-dB, respectively. The proposed scheme provided high repeatability performance.
V. CONCLUSION AND FUTURE WORK
This paper proposed an efficient loopback test scheme to cost-effectively predict the harmonics of on-chip embedded segmented data-converters as a DUT, based on the proposed external load board. Simulation and hardware measurements validated that the proposed test scheme can be practically used for production testing, by showing less than 0.28-dB and 0.55-dB of the prediction errors, respectively. This work thus overcomes high test-cost problem of conventional harmonic production testing of segmented data converters by providing the proposed low-cost loopback-based test platform without sacrificing test accuracy, instead of using an ATE costing several million dollars. In addition, this work overcomes the fault-masking issue of conventional loopback testing using the proposed loopback correlation models. Our future efforts will incorporate the static linearity test platforms for more comprehensive test solution.
